3-Gb/s, Single-ended Adaptive Equalization of Bidirectional Data over a Multi-drop Bus

This paper presents a design for single-ended adaptive equalization. The design enables mitigation of inter-symbol interference in communication systems where it is desirable to utilize signal processing resources on only one side of a communication channel. Utilizing the reciprocity principle we show that this idea is suitable for both point-to-point and point-to-multi-point links. Simulation results show that the presented design can mitigate ISI generated by a four drop memory bus at 3 Gb/s.

[1]  M. E. Austin,et al.  Decision-feedback equalization for digital communication over dispersive channels. , 1967 .

[2]  C. Svensson,et al.  Blind Adaptive Mixed-Signal DFE for Gb/s, Multi-Drop, Buses , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[3]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Y. Sato,et al.  A Method of Self-Recovering Equalization for Multilevel Amplitude-Modulation Systems , 1975, IEEE Trans. Commun..

[5]  E. Alon,et al.  Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery , 2005, IEEE Journal of Solid-State Circuits.

[6]  D. Friedman,et al.  A 10Gb/s 5-Tap-DFE/4-Tap-FFE Transceiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.