A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL

A 2.5 Gbps serial link is fabricated in TSMC 90nm process. The link is targeted to support various serial link standards. To maintain a constant transmit swing the link supports automatic calibration for the on die termination (ODT) and bias, which supplies the driver. The self biased (Maneatis, 1996) regulated PLL dual loop architecture based on (Kun Yung Ken Chang et al., 2003) is used which minimizes the clock jitter. A replica compensated regulator (Alon et al., 2006) is used in the PLL which cancels both the high frequency and low frequency components of the noise without affecting the PLL loop stability. A clock and data recovery circuits based on 2times over sampling (Alexander, 1975) is implemented inside each individual lane of the serial link. The cell consumes 350mW at 2.5Gbps with transmitted jitter of 44.5ps pk-pk

[1]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  J. Wei,et al.  A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[3]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[4]  M. Horowitz,et al.  Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[5]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[6]  Ieee Circuits,et al.  20th International Conference on VLSI Design : held jointly with 6th International Conference on Embedded Systems : proceedings : 6-10 January, 2007, Bangalore, India , 2007 .