论文信息 - Design Technology of stacked NAND type 1-transistor FeRAM

Design Technology of stacked NAND type 1-transistor FeRAM

Design technology of stacked NAND type 1-transistor FeRAM has been described. With 39nm design rule feasibility study of 1Tbit memory focused on cell array structure and core circuit has been investigated. 64 layer 8k×8k stacked SGT memory cell array structure and the double ended row and column decoder with SGT have been newly introduced.From the estimation of wordline and bitline delay time this structure enables to reduce the delay time of core circuit to 5ns. Stacked NAND type 1-transistor FeRAM is a promising candidate for realizing fast access time of 50ns.

Shigeyoshi Watanabe | Koichi Sugano

[1] Tetsuo Endoh,et al. New three-dimensional memory array architecture for future ultrahigh-density DRAM , 1999, IEEE J. Solid State Circuits.

[2] Fumio Horiguchi,et al. Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's , 1991 .

[3] Fumio Horiguchi,et al. A novel circuit technology with surrounding gate transistors (SGT's) for ultra high density DRAM's , 1995 .

[4] Dong Woo Kim,et al. Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[5] Fujio Masuoka,et al. 2.4F/sup 2/ memory cell technology with stacked-surrounding gate transistor (S-SGT) DRAM , 2001 .

[6] A. Andronov,et al. Population inversion between Γ subbands in quantum wells under the conditions of Γ-L intervalley transfer , 2003 .

[7] Watanabe Shigeyoshi,et al. Reading method of NAND type 1-transistor FeRAM with pulse input , 2009 .

[8] Y. Iwata,et al. Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[9] Fumio Horiguchi,et al. A 33-ns 64-Mb DRAM , 1991 .

[10] T. Sakurai,et al. Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.