Rerun: Exploiting Episodes for Lightweight Memory Race Recording
暂无分享,去创建一个
[1] Seth Copen Goldstein,et al. Hardware-assisted replay of multiprocessor programs , 1991, PADD '91.
[2] Milos Prvulovic,et al. CORD: cost-effective (and nearly overhead-free) order-recording and data race detection , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[3] Sarita V. Adve,et al. Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models , 1997, SPAA '97.
[4] Min Xu,et al. Evaluating Non-deterministic Multi-threaded Commercial Workloads , 2001 .
[5] Fred B. Schneider,et al. Hypervisor-based fault tolerance , 1996, TOCS.
[6] Jimmy Su,et al. Making Sequential Consistency Practical in Titanium , 2005, ACM/IEEE SC 2005 Conference (SC'05).
[7] Satish Narayanasamy,et al. Recording shared memory dependencies using strata , 2006, ASPLOS XII.
[8] Min Xu. ReTrace : Collecting Execution Trace with Virtual Machine Deterministic Replay , 2007 .
[9] Kunle Olukotun,et al. Architectural Semantics for Practical Transactional Memory , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[10] Min Xu,et al. Race recording for multithreaded deterministic replay using multiprocessor hardware , 2006 .
[11] Min Xu,et al. A regulated transitive reduction (RTR) for longer memory race recording , 2006, ASPLOS XII.
[12] Noah Treuhaft,et al. Recovery Oriented Computing (ROC): Motivation, Definition, Techniques, and Case Studies , 2002 .
[13] Peter M. Chen,et al. Execution replay of multiprocessor virtual machines , 2008, VEE '08.
[14] Bradley C. Kuszmaul,et al. Hardware Transactional Memory , 2004 .
[15] Milo M. K. Martin,et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.
[16] Kunle Olukotun,et al. An effective hybrid transactional memory system with strong isolation guarantees , 2007, ISCA '07.
[17] Håkan Grahn,et al. Transactional memory , 2010, J. Parallel Distributed Comput..
[18] Thomas F. Wenisch,et al. Mechanisms for store-wait-free multiprocessors , 2007, ISCA '07.
[19] Monica S. Lam,et al. Enhancing software reliability with speculative threads , 2002, ASPLOS X.
[20] Cs Dep. Memory Consistency Model , 1997 .
[21] Anoop Gupta,et al. Two Techniques to Enhance the Performance of Memory Consistency Models , 1991, ICPP.
[22] James R. Goodman,et al. Speculative lock elision: enabling highly concurrent multithreaded execution , 2001, MICRO.
[23] Luk Levrouw,et al. Minimizing the Log Size for Execution Replay of Shared-Memory Programs , 1994, CONPAR.
[24] Josep Torrellas,et al. Speculative synchronization: applying thread-level speculation to explicitly parallel applications , 2002, ASPLOS X.
[25] Josep Torrellas,et al. Bulk Disambiguation of Speculative Threads in Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[26] David A. Wood,et al. LogTM-SE: Decoupling Hardware Transactional Memory from Caches , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[27] Min Xu,et al. A "flight data recorder" for enabling full-system multiprocessor deterministic replay , 2003, ISCA '03.
[28] Robert H. B. Netzer. Optimal tracing and replay for debugging shared-memory parallel programs , 1993, PADD '93.
[29] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[30] Samuel T. King,et al. ReVirt: enabling intrusion analysis through virtual-machine logging and replay , 2002, OPSR.
[31] M. V. Ramakrishna,et al. Efficient Hardware Hashing Functions for High Performance Computers , 1997, IEEE Trans. Computers.
[32] James R. Larus,et al. Transactional Memory , 2006, Transactional Memory.
[33] Josep Torrellas,et al. BulkSC: bulk enforcement of sequential consistency , 2007, ISCA '07.
[34] Peter M. Chen,et al. ExtraVirt: detecting and recovering from transient processor faults , 2005, SOSP '05.
[35] Larry Carter,et al. Universal classes of hash functions (Extended Abstract) , 1977, STOC '77.
[36] David A. Wood,et al. Supporting nested transactional memory in logTM , 2006, ASPLOS XII.
[37] Kunle Olukotun,et al. ATLAS: A Scalable Emulator for Transactional Parallel Systems , 2005 .
[38] Leslie Lamport,et al. Time, clocks, and the ordering of events in a distributed system , 1978, CACM.
[39] T. N. Vijaykumar,et al. Is SC + ILP = RC? , 1999, ISCA.
[40] Thomas J. LeBlanc,et al. Debugging Parallel Programs with Instant Replay , 1987, IEEE Transactions on Computers.
[41] Satish Narayanasamy,et al. BugNet: continuously recording program execution for deterministic replay debugging , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[42] Josep Torrellas,et al. ReEnact: using thread-level speculation mechanisms to debug data races in multithreaded codes , 2003, ISCA '03.
[43] Daniel Sánchez,et al. Implementing Signatures for Transactional Memory , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[44] David L Weaver,et al. The SPARC architecture manual : version 9 , 1994 .