A performance-driven placement tool for analog integrated circuits

This paper presents a new approach toward performance-driven placement of analog integrated circuits. The freedom in placing the devices is used to control the layout-induced performance degradation within the margins imposed by the designer's specifications. This guarantees that the resulting layout will meet all specifications by construction. During each iteration of the simulated annealing algorithm, the layout-induced performance degradation is calculated from the geometrical properties of the intermediate solution. The placement tool inherently handles symmetry constraints, circuit loading effects and device mismatches. The feasibility of the approach is demonstrated with practical circuit examples. >

[1]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[2]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[3]  E. Charbon,et al.  A Constraint-driven Placement Methodology For Analog Integrated Circuits , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[4]  Georges G. E. Gielen,et al.  An analogue module generator for mixed analogue/digital asic design , 1995, Int. J. Circuit Theory Appl..

[5]  Michiel Steyaert,et al.  A 100 MHz 8 bit CMOS interpolating A/D converter , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[6]  J. Fisher,et al.  A Highly Linear CMOS Buffer Amplifier , 1987, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[7]  E. Charbon,et al.  Generalized constraint generation for analog circuit design , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  W. Brockherde,et al.  Alsyn: Flexible Rule-based Layout Synthesis For Analog ICs , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..