13.6 A 28nm 400MHz 4-parallel 1.6Gsearch/s 80Mb ternary CAM
暂无分享,去创建一个
Koji Nii | Isamu Hayashi | Teruhiko Amano | Naoya Watanabe | Kenji Yoshinaga | Mihoko Wada | Minoru Yamawaki | K. Nii | T. Amano | N. Watanabe | M. Yamawaki | Kenji Yoshinaga | Mihoko Wada | I. Hayashi
[1] Hisatada Miyatake,et al. A design for high-speed low-power CMOS fully parallel content-addressable memory macros , 2001 .
[2] G. Kasai,et al. 200MHz/200MSPS 3.2W at 1.5V Vdd, 9.4Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[3] K. Fujishima,et al. A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture , 2005, IEEE Journal of Solid-State Circuits.
[4] K. Pagiamtzis,et al. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.
[5] Hiroyuki Kawai,et al. A 250-MHz 18-Mb Full Ternary CAM With Low-Voltage Matchline Sensing Scheme in 65-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.
[6] Igor Arsovski,et al. A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation , 2013, IEEE Journal of Solid-State Circuits.