The simultaneous optical multiprocessor exchange bus

Low latency, high bandwidth interconnection networks that directly link arbitrary pairs of processing elements without contention are very desirable for parallel computers. Most communication networks in parallel machines have made compromises due to the limitations of electronics. Many of the optical interconnection schemes proposed have simply replaced the point-to-point copper wiring with fiber optics and have not made use of the unique properties of optics. This paper proposes an optical interconnect architecture for over a hundred processors, which contains a dedicated channel for each processor to eliminate global arbitration and to provide bandwidth that scales with the number of processors in the machine. Unlike electrical buses, this architecture is not limited by the medium (fiber optics) used to connect the transmitters and receivers. Each processor has an array of receivers, one receiver for each processor channel. The architecture of the receiver array permits a variety of different parallel programming models to be efficiently supported.

[1]  Stephen T. Kowel,et al.  Amorphous silicon thin-film photodetectors for optical interconnection , 1995 .

[2]  Henry G. Dietz,et al.  Dynamic Barrier Architecture for Multi-Mode Fine-Grain Parallelism Using Conventional Processors , 1994, 1994 International Conference on Parallel Processing Vol. 1.

[3]  J. Bokor,et al.  Bragg gratings fabricated in monomode photosensitive optical fiber by UV exposure through a phase mask , 1993 .

[4]  Rami Melhem,et al.  Array processors with pipelined optical busses , 1990, [1990 Proceedings] The Third Symposium on the Frontiers of Massively Parallel Computation.

[5]  Nan Marie Jokerst,et al.  Silicon CMOS optical receiver circuits with integrated thin-film compound semiconductor detectors , 1995, Photonics West.

[6]  T. J. Drabik,et al.  Alignable liftoff transfer of device arrays via a single polymeric carrier membrane , 1993 .

[7]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[8]  Thomas K. Helstern,et al.  Physical Design Issues for Very Large ATM Switching Systems , 1991, IEEE J. Sel. Areas Commun..

[9]  Ronan Keryell,et al.  Activity Counter: New Optimization for the dynamic scheduling of SIMD Control Flow , 1993, 1993 International Conference on Parallel Processing - ICPP'93.

[10]  M. Steyaert,et al.  CMOS LED driver and PIN receiver for fiber optical communication at 150 mbit/sec , 1993 .

[11]  Pascal Sainrat,et al.  Towards a Shared-memory Massively Parallel Multiprocessor , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[12]  Michael J. Flynn,et al.  Very high-speed computing systems , 1966 .

[13]  Robert A. Novotny,et al.  Receiver design issues for parallel optical interconnections fabricated in the FET-SEED technology , 1995, Photonics West.