The Impact of Dynamic Directories on Multicore Interconnects

A large fraction of on-chip multicore interconnect traffic originates not from actual data transfers but from communication between the cores to maintain data coherence. Co-locating directories near their shared data eliminates many interconnect traversals, substantially reducing power and energy consumption. The Web extra at http://youtu.be/MD66DLh9ccU is a video interview in which guest editor Srinivas Devadas and author Nikos Hardavellas expand on how co-locating directories near their shared data eliminates many interconnect traversals, substantially reducing power and energy consumption.

[1]  Norman P. Jouppi,et al.  CACTI 6.0: A Tool to Model Large Caches , 2009 .

[2]  Sharad Malik,et al.  Power-driven Design of Router Microarchitectures in On-chip Networks , 2003, MICRO.

[3]  Antonio Robles,et al.  Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[4]  Babak Falsafi,et al.  Near-Optimal Cache Block Placement with Reactive Nonuniform Cache Architectures , 2010, IEEE Micro.

[5]  Alok N. Choudhary,et al.  Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Thomas F. Wenisch,et al.  SimFlex: Statistical Sampling of Computer System Simulation , 2006, IEEE Micro.

[7]  Josep Torrellas,et al.  Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs , 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software.

[8]  Li Shang,et al.  Thermal Modeling, Characterization and Management of On-Chip Networks , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).

[9]  Shekhar Borkar.  The Exascale challenge , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[10]  Thomas F. Wenisch,et al.  SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture , 2004, PERV.

[11]  Li Shang,et al.  Dynamic voltage scaling with links for power optimization of interconnection networks , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[12]  Mark D. Hill,et al.  Virtual hierarchies to support server consolidation , 2007, ISCA '07.