On the Repair of Memory Cells with Spare Rows and Columns for Yield Improvement

As the density of memory chips increases, the probability of having defective components is also increased. It would be impossible for us to repair a memory device if it has numerous defects that cannot be dealt with properly. However, in case of a small number of defects, it is desirable to reuse a defective die (standard unit measuring a device on a wafer) after repair rather than to discard it, because reuse is an essential element for memory device manufactures to cut costs effectively. To perform the reuse, laser-repair process and redundancy analysis for setting an accurate target in the laser-repair process is needed. In this paper new approach for the repair of large random access memory (RAM) devices in which redundant rows and columns are added as spares. So, cost reduction was attempted by reducing time in carrying out a new type of redundancy analysis after simulating each defect.

[1]  Fabrizio Lombardi,et al.  New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Averill M. Law,et al.  Simulation Modeling and Analysis , 1982 .

[3]  Robert C. Evans,et al.  Testing Repairable RAMs and Mostly Good Memories , 1981, International Test Conference.

[4]  C. H. Stapper,et al.  Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..

[5]  John R. Day A Fault-Driven, Comprehensive Redundancy Algorithm for Repair of Dynamic RAMs , 1984, ITC.

[6]  John Day A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.

[7]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .

[8]  Kyoung Park,et al.  Effective Digital IO Pin Modeling Methodology Based on IBIS Model , 2004, AsiaSim.

[9]  B. F. Fitzgerald,et al.  Circuit Implementation of Fusible Redundant Addresses on RAMs for Productivity Enhancement , 1980, IBM J. Res. Dev..

[10]  W. Fichtner,et al.  The VLSI Design Automation Assistant: From Algorithms to Silicon , 1985, IEEE Design & Test of Computers.

[11]  Chin-Long Wey,et al.  On the Repair of Redundant RAM's , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Sy-yen Kuo,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987, IEEE Design & Test of Computers.