Low power LVDS circuit for serial data communications

With the advanced process, the supply voltage is decreased and power consumption is reduced dramatically. However, the power supply of LVDS receiver side is constrained, because the common mode voltage of LVDS is between 0.1 V and 2.4 V. By combining with design concepts of prior arts related to 1.8 V receiver circuit, a fully function of low power and high speed LVDS circuit is achieved. This presented LVDS transceiver has several advantages including easy to use and low power. The power consumption per unit without clock driver is only 8.68 mW/GHz, which has improved the performance by 38.2%. Due to the lower supply voltage of the receiver circuit, the power consumption per unit is 3.97 mW/GHz, with improvement of 134%. Besides, hysteresis circuit in this proposed circuit provides a better noise margin.

[1]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .

[2]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-μ/m CMOS , 2001, IEEE J. Solid State Circuits.

[3]  B. Young.  An SOI CMOS LVDS driver and receiver pair , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[4]  Deog-Kyoon Jeong,et al.  1.04 GBd low EMI digital video interface system using small swing serial link technique , 1998 .

[5]  K. Seki-Fukuda,et al.  A 5 Gb/s 8/spl times/8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200 MHz LVDS interface , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  T. J. Gabara,et al.  LVDS I/O buffers with a controlled reference circuit , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[7]  P. M. Chau,et al.  A 622 MHz stand-alone LVDS driver pad in 0.18-/spl mu/m CMOS , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[8]  Manuel Jimenez,et al.  Design of a CMOS 1.8V low voltage differential signaling receiver , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..