Realization of multi-level partial response modem in reconfigurable logic

Hardware realization is an important issue in communications system design. The use of high density reconfigurable logic instead of traditional DSP based solutions is investigated. The case of a multi-level partial response modem is discussed. The practical logic structures of the internal modem components including equalizer, Viterbi decoder and FIR filters are presented. Results of the hardware implementation are also presented.