An analysis of subthreshold SRAM bitcells for operation in low power RF-only technologies
暂无分享,去创建一个
[1] A. Fish,et al. Digital subthreshold logic design - motivation and challenges , 2008, 2008 IEEE 25th Convention of Electrical and Electronics Engineers in Israel.
[2] Kaushik Roy,et al. A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] C. Hutchens,et al. RF-front end for wireless powered neural applications , 2008, 2008 51st Midwest Symposium on Circuits and Systems.
[4] C.H. Kim,et al. A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.
[5] Kaushik Roy,et al. A 135mV 0.13μW process tolerant 6T subthreshold DTMOS SRAM in 90nm technology , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[6] A. Chandrakasan,et al. Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..
[7] M. Sharifkhani,et al. SRAM Cell Stability: A Dynamic Perspective , 2009, IEEE Journal of Solid-State Circuits.
[8] Bai Na,et al. A differential read subthreshold SRAM bitcell with self-adaptive leakage cut off scheme , 2010, 23rd IEEE International SOC Conference.
[9] K. Roy,et al. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.
[10] Wei Hwang,et al. A fully-differential subthreshold SRAM cell with auto-compensation , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.