Implementation of Alamouti Encoder Using FPGA for Mimo Testbed

Multiple-input multiple-output (MIMO) is a generic technique that promises to be a strong contender for 4G wireless systems. This paper presents the design and implementation of a Space Time Block Coding (STBC) encoder that is based on Alamouti scheme on a Xilinx® Virtex™-4 XC4VLX60 Field Programmable Gate Arrays (FPGA) device. This encoder is a part of MIMO testbed, equipped with multiple element antennas (MEA) at both ends of the link. The task of this Alamouti encoder is to appropriately encode the modulated symbols to achieve both time and spatial diversity. In this paper, a comprehensive explanation of the complete design process is provided, including an illustration of the tools used in its development. The encoder for the MIMO testbed is developed based on modular design which simplifies system design, reduces development time, eases hardware update and facilitates testing the various modules in an independent manner.

[1]  Ian Vince McLoughlin,et al.  An FPGA-Based MIMO and Space-Time Processing Platform , 2006, EURASIP J. Adv. Signal Process..

[2]  Gregory D. Durgin,et al.  Space-Time Wireless Channels , 2002 .

[3]  A. Robert Calderbank,et al.  Space-Time block codes from orthogonal designs , 1999, IEEE Trans. Inf. Theory.

[4]  Siavash M. Alamouti,et al.  A simple transmit diversity technique for wireless communications , 1998, IEEE J. Sel. Areas Commun..

[5]  Angel Fernandez Herrero,et al.  Design and Implementation of a Hardware Module for MIMO Decoding in a 4G Wireless Receiver , 2008, VLSI Design.

[6]  E. Masoud,et al.  Space-Time Block Coding for Wireless Communications , 2008 .

[7]  Helmut Bölcskei,et al.  An overview of MIMO communications - a key to gigabit wireless , 2004, Proceedings of the IEEE.

[8]  Babak Daneshrad,et al.  Multi-antenna testbeds for research and education in wireless communications , 2004, IEEE Communications Magazine.

[9]  André Bourdoux,et al.  Implementation Aspects and Testbeds for MIMO Systems , 2006, EURASIP J. Adv. Signal Process..

[10]  Carl Ebeling,et al.  Implementing an OFDM receiver on the RaPiD reconfigurable architecture , 2003, IEEE Transactions on Computers.

[11]  Theodore S. Rappaport,et al.  Wireless communications - principles and practice , 1996 .

[12]  I.V. McLoughlin,et al.  FPGA implementation of space-time block coding systems , 2004, Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication (IEEE Cat. No.04EX710).

[13]  Ashutosh Sabharwal,et al.  An FPGA based rapid prototyping platform for MIMO systems , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.