Heterostructure at CMOS source/drain: Contributor or alleviator to the high access resistance problem?