论文信息 - Modeling of Power Consumption of Adiabatic Gates versus Fan in and Comparison with Conventional Gates

Modeling of Power Consumption of Adiabatic Gates versus Fan in and Comparison with Conventional Gates

In this communication adiabatic and conventional gates with a different fan-in are modeled and analytically compared. The comparison is carried out assuming both an assigned power supply and setting it to minimize power consumption. The analysis leads to simple expressions, which allow to understand how the power advantage of adiabatic logic changes by increasing the fan-in of the implemented gate. The analytical results were validated by means of Spice simulations using a 0.8 µm CMOS technology.

Massimo Alioto | Gaetano Palumbo

[1] W. Athas. Energy-Recovery CMOS , 1996 .

[2] Marios C. Papaefthymiou,et al. Design and Evaluation of Adiabatic Arithmetic Units , 1997 .

[3] Massimo Alioto,et al. Evaluation of power consumption in adiabatic circuits , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4] Vojin G. Oklobdzija,et al. Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[5] Nestoras Tzartzanis,et al. Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .

[8] John L. Wyatt,et al. Improved Signal Delay Bounds for RC Tree Networks , 1986 .

[9] Akira Matsuzawa. Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment , 1994 .

[10] Lars Svensson,et al. A low-power microprocessor based on resonant energy , 1997, IEEE J. Solid State Circuits.