论文信息 - VHDL based design methodology for hierarchy and component re-use

VHDL based design methodology for hierarchy and component re-use

This paper presents a VHDL specification methodology aimed to extend structured design methodologies to the behavioral level. The goal is to develop VHDL modeling strategies in order to master the design and analysis of large and complex systems. Structured design methodologies are combined with AMICAL, a VHDL based behavioral synthesis tool, in order to allow hierarchical design and component re-use.

Hong Ding | Ahmed Amine Jerraya | Polen Kission

[1] Hong Ding,et al. Structured Design Methodology for High-Level Design , 1994, 31st Design Automation Conference.

[2] Bernard Courtois,et al. CAD and testing of ICs and systems: where are we going? , 1994 .

[3] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[4] John W. Backus,et al. Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs , 1978, CACM.

[5] J. Rowson,et al. A structured design methodology and associated software tools , 1981 .

[6] D. J. Kinniment,et al. Design of an integrated circuit controller for brushless DC drives , 1990 .

[7] Emil F. Girczyc,et al. Increasing Design Quality and Engineering Productivity through Design Reuse , 1993, 30th ACM/IEEE Design Automation Conference.