Low cost logarithmic techniques for high-precision computations

In this paper, we propose a novel high-precision logarithmic conversion method that relies on linear approximation to reduce the hardware cost and non-linear approximation to increase the conversion precision. It has been shown that for an 8-bit number conversion, the proposed method can achieve a precision of 10 fractional bits with only 24 Look-Up Table (LUT) entries, thereby justifying the approach for incorporation into low-cost and high-precision applications such as an environment modeling strategy for dynamic path planning.

[1]  Panagiotis Tzionas,et al.  Collision-free path planning for a diamond-shaped robot using two-dimensional cellular automata , 1997, IEEE Trans. Robotics Autom..

[2]  D. Marino New Algorithms for the Approximate Evaluation in Hardware of Binary Logarithms and Elementary Functions , 1972, IEEE Transactions on Computers.

[3]  M. Combet,et al.  Computation of the Base Two Logarithm of Binary Numbers , 1965, IEEE Trans. Electron. Comput..

[4]  James H. Graham Computer architectures for robotics and automation , 1987 .

[5]  Chin-Long Wey,et al.  Efficient algorithms for binary logarithmic conversion and addition , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  ERNEST L. HALL,et al.  Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications , 1970, IEEE Transactions on Computers.

[7]  Demetrios K. Kostopoulos,et al.  An Algorithm for the Computation of Binary Logarithms , 1991, IEEE Trans. Computers.

[8]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[9]  Hilary Buxton,et al.  Dynamic Motion Planning using a distributed representation , 1995, J. Intell. Robotic Syst..

[10]  Panagiotis Tzionas,et al.  Three-dimensional minimum-cost path planning using cellular automata architectures , 1993, Other Conferences.

[11]  S. L. SanGregory,et al.  A fast, low-power logarithm approximation with CMOS VLSI implementation , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[12]  C. Wey,et al.  Efficient algorithms for binary logarithmic conversion and addition , 1999 .