Clock skew scheduling for soft-error-tolerant sequential circuits

Soft errors have been a critical reliability concern in nanoscale integrated circuits, especially in sequential circuits where a latched error can be propagated for multiple clock cycles and affect more than one output, more than once. This paper presents an analytical methodology for enhancing the soft error tolerance of sequential circuits. By using clock skew scheduling, we propose to minimize the probability of unwanted transient pulses being latched and also prevent latched errors from propagating through sequential circuits repeatedly. The overall methodology is formulated as a piecewise linear programming problem whose optimal solution can be found by existing mixed integer linear programming solvers. Experiments reveal that 30–40% reduction in the soft error rate for a wide range of benchmarks can be achieved.

[1]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[2]  John P. Hayes,et al.  On the role of timing masking in reliable logic circuit design , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[3]  John P. Fishburn,et al.  Clock Skew Optimization , 1990, IEEE Trans. Computers.

[4]  Diana Marculescu,et al.  Soft error rate analysis for sequential circuits , 2007 .

[5]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Diana Marculescu,et al.  Power-aware soft error hardening via selective voltage scaling , 2008, 2008 IEEE International Conference on Computer Design.

[7]  Eby G. Friedman,et al.  Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[9]  Abhijit Chatterjee,et al.  Analysis and optimization of nanometer CMOS circuits for soft-error tolerance , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Andreas G. Veneris,et al.  Seamless Integration of SER in Rewiring-Based Design Space Exploration , 2006, 2006 IEEE International Test Conference.

[11]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  David Blaauw,et al.  Logic SER reduction through flip flop redesign , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[13]  Diana Marculescu,et al.  A systematic approach to modeling and analysis of transient faults in logic circuits , 2009, 2009 10th International Symposium on Quality Electronic Design.

[14]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[15]  Quming Zhou,et al.  Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[16]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[17]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.