Nonscan Design for Testability for Synchronous Sequential Circuits Based on Conflict Resolution

A testability measure called conflict, based on conflict analysis in the process of sequential circuit test generation is introduced to guide nonscan design for testability. The testability measure indicates the number of potential conflicts to occur or the number of clock cycles required to detect a fault. A new testability structure is proposed to insert control points by switching the extra inputs to primary inputs, using whichever extra inputs of all control points can be controlled by independent signals. The proposed design for testability approach is economical in delay, area, and pin overheads. The nonscan design for testability method based on the conflict measure can reduce many potential backtracks and make many hard-to-detect faults easy-to-detect; therefore, it can enhance actual testability of the circuit greatly. Extensive experimental results are presented to demonstrate the effectiveness of the method.

[1]  藤原 秀雄,et al.  Logic testing and design for testability , 1985 .

[2]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[3]  Dong Xiang,et al.  Partial reset for synchronous sequential circuits using almost independent reset signals , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[4]  Miron Abramovici,et al.  On combining design for testability techniques , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Klaus D. Müller-Glaser,et al.  On automatic testpoint insertion in sequential circuits , 1990, Proceedings. International Test Conference 1990.

[6]  Kozo Kinoshita,et al.  Easily Testable Sequential Machines with Extra Inputs , 1975, IEEE Transactions on Computers.

[7]  Akihiro Yamamoto,et al.  Parity-scan design to reduce the cost of test application , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Elizabeth M. Rudnick,et al.  An observability enhancement approach for improved testability and at-speed test , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Dhiraj K. Pradhan.  Sequential Network Design Using Extra Inputs for Fault Detection , 1983, IEEE Transactions on Computers.

[10]  Kwang-Ting Cheng,et al.  Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[11]  Elizabeth M. Rudnick,et al.  Sequential circuit testability enhancement using a nonscan approach , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Malgorzata Marek-Sadowska,et al.  Test-point insertion: scan paths through functional logic , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Miodrag Potkonjak,et al.  Nonscan design-for-testability techniques using RT-level design information , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Toshimitsu Masuzawa,et al.  A non-scan DFT method for controllers to achieve complete fault efficiency , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[15]  Janusz Rajski,et al.  Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[16]  Hideo Fujiwara,et al.  Design for Testability for Complete Test Coverage , 1984, IEEE Design & Test of Computers.

[17]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[18]  Arthur D. Friedman,et al.  Test Point Placement to Simplify Fault Detection , 1974, IEEE Transactions on Computers.

[19]  Sudhakar M. Reddy,et al.  Easily Testable Two-Dimensional Cellular Logic Arrays , 1974, IEEE Transactions on Computers.

[20]  Niraj K. Jha,et al.  Design for hierarchical testability of RTL circuits obtained by behavioral synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[22]  Irith Pomeranz,et al.  Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.

[23]  Janak H. Patel,et al.  A global algorithm for the partial scan design problem using circuit state information , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[24]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[25]  Miron Abramovici,et al.  Testability-based partial scan analysis , 1995, J. Electron. Test..

[26]  Sudhakar M. Reddy,et al.  On Minimally Testable Logic Networks , 1974, IEEE Transactions on Computers.

[27]  Janak H. Patel,et al.  An optimization based approach to the partial scan design problem , 1990, Proceedings. International Test Conference 1990.

[28]  Jacob Savir,et al.  Good Controllability and Observability Do Not Guarantee Good Testability , 1983, IEEE Transactions on Computers.

[29]  Hideo Fujiwara,et al.  New DFT techniques of non-scan sequential circuits with complete fault efficiency , 1998, Proceedings Eighth Asian Test Symposium (ATS'99).

[30]  Kewal K. Saluja,et al.  An Alternative to Scan Design Methods for Sequential Machines , 1986, IEEE Transactions on Computers.

[31]  Yervant Zorian,et al.  PSBIST: A partial-scan based built-in self-test scheme , 1993, Proceedings of IEEE International Test Conference - (ITC).

[32]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[33]  Hideo Fujiwara,et al.  Handling the pin overhead problem of DFTs for high-quality and at-speed tests , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..