Flexible and efficient FEC decoders supporting multiple transmission standards

An important trend of the modern mobile device is that a single user terminal that will be capable of receiving signals of multiple different transmission standards. Most of these transmission standards employ a forward error correction decoding, including Reed-Solomon, Viterbi, Turbo and low-density parity check and so on. In this overview paper we review several programmable and area-efficient decoder architectures within one hardware platform. We show, in the case of guaranteed throughput performance, compared with multi-core implementation way, better power consumption performance can be gotten.

[1]  V. Derudder,et al.  A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE , 2010, 2010 Symposium on VLSI Circuits.

[2]  Mohammad M. Mansour,et al.  A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes , 2006, IEEE Transactions on Signal Processing.

[3]  Jean-Luc Danger,et al.  Generic Description and Synthesis of LDPC Decoders , 2007, IEEE Transactions on Communications.

[4]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[5]  S. Kunze,et al.  A ”multi-user” approach towards a channel decoder for convolutional, turbo and LDPC codes , 2010, 2010 IEEE Workshop On Signal Processing Systems.

[6]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[7]  An Pan,et al.  Programmable Architecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Applications and Beyond , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Yi-Gyeong Kim,et al.  A ΔΣ ADC using 4-bit SAR type quantizer for audio applications , 2011, 2011 International SoC Design Conference.

[9]  Tong Zhang,et al.  Block-LDPC: a practical LDPC coding system design approach , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[10]  Luca Fanucci,et al.  A multi-standard flexible turbo/LDPC decoder via ASIC design , 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.

[11]  Shyh-Jye Jou,et al.  An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.

[12]  Andrew Thangaraj,et al.  Common architecture for decoding turbo and LDPC codes , 2010, 2010 National Conference On Communications (NCC).

[13]  Wang Ling Goh,et al.  A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes , 2008, 2008 2nd International Conference on Signals, Circuits and Systems.

[14]  Wen-Hsiang Hu,et al.  Parallel LDPC Decoding on a Network-on-Chip Based Multiprocessor Platform , 2009, 2009 21st International Symposium on Computer Architecture and High Performance Computing.

[15]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[16]  Xiaoyang Zeng,et al.  A flexible LDPC decoder architecture supporting two decoding algorithms , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[17]  N. Wehn,et al.  FlexiChaP: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding , 2008, 2008 5th International Symposium on Turbo Codes and Related Topics.

[18]  Zhongfeng Wang,et al.  Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Rui Paulo Martins,et al.  Hybrid loopfilter sigma-delta modulator with NTF zero compensation , 2011, 2011 International SoC Design Conference.

[20]  Liesbet Van der Perre,et al.  A unified instruction set programmable architecture for multi-standard advanced forward error correction , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[21]  Hans-Jorg Pfleiderer,et al.  Fully programmable decoder architecture for structured and unstructured LDPC codes , 2009, 2009 1st International Conference on Wireless Communication, Vehicular Technology, Information Theory and Aerospace & Electronic Systems Technology.

[22]  Xin-Yu Shih,et al.  An 8.29 mm$^{2}$ 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 $\mu$m CMOS Process , 2008, IEEE Journal of Solid-State Circuits.