Analysis of electromigration in redundant vias

We analyze the electromigration material transport and stress build-up in dual-damascene interconnect structures with single and double vias. Two cases are studied: in the first, an effective diffusion coefficient is considered, representing the case where grain boundary diffusion is the dominant mechanism and the adhesion between the copper and the capping layer is strong. In the second, the effect of interfaces, based on the assumption that the copper/capping layer interface is the main path for diffusion, is considered. It is shown that the diffusion mechanism has a significant impact on the behavior of the redundant via structure. The influence of the via spacing is also discussed.

[1]  T. Suzuki,et al.  New Degradation Phenomena of Stress-Induced Voiding Inside via in Copper Interconnects , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[2]  T. M. Makhviladze,et al.  General model for mechanical stress evolution during electromigration , 1999 .

[3]  Valeriy Sukharev,et al.  A model for electromigration-induced degradation mechanisms in dual-inlaid copper interconnects: Effect of microstructure , 2007 .

[4]  Ehrenfried Zschech,et al.  In situ observation of electromigration-induced void migration in dual-damascene Cu interconnect structures , 2004 .

[5]  Joe W. McPherson,et al.  Stress-induced voiding under vias connected to wide Cu metal leads , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[6]  Paul S. Ho,et al.  Electromigration reliability issues in dual-damascene Cu interconnections , 2002, IEEE Trans. Reliab..

[7]  S. Selberherr,et al.  Microstructure and Stress Aspects of Electromigration Modeling , 2006 .

[8]  Robert Rosenberg,et al.  Void Formation and Growth During Electromigration in Thin Films , 1971 .

[9]  H. Matsuyama,et al.  Stress-induced voiding under vias connected to "narrow" copper lines , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  H. Kaneko,et al.  Stress-induced voiding phenomena for an actual CMOS LSI interconnects , 2002, Digest. International Electron Devices Meeting,.

[11]  E. Zschech,et al.  A model for electromigration-induced degradation mechanisms in dual-inlaid copper interconnects , 2004, IEEE International Integrated Reliability Workshop Final Report, 2004.

[12]  von Glasow,et al.  Zuverlässigkeitsaspekte von Kupfermetallisierungen in Integrierten Schaltungen , 2006 .