论文信息 - A small-area high-performance 512-point 2-dimensional FFT single-chip processor

A small-area high-performance 512-point 2-dimensional FFT single-chip processor

We have designed an FFT processor based on the 2-stage cached-memory architecture, which integrates 552,000 transistors within an area of 2.8 x 2.8 mm2 with CMOS 0.35μm triple-layer-metal process. This processor can execute a 512-point, 36-bit-complex fixed-point data format, 1-dimensional FFT in 23.2 μsec and a 2-dimensional one is only 23.8 msec at 133MHz operation. We have measured this processor consumes 439.6mW at 3.3V, 100MHz operation.

Koji Kotani | Tadahiro Ohmi | Naoto Miyamoto | Kazuyuki Maruo | Leo Karnan

[1] Tom Chen,et al. COBRA: a 100-MOPS single-chip programmable and expandable FFT , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[2] Bevan M. Baas,et al. A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[3] H. Yamauchi,et al. A real-time 256*256 point two-dimensional FFT single-chip processor , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.