Simulation of Trigate FET with Semi-Cylindrical Channel to Reduce Corner Effect

Trigate Field Effect Transistor (FET) is one of the promising devices to overcome MOSFET scaling. However, major problems arised due to edge of the corner which introduced a high leakage current as well as reliability issues. In this work, we have introduced a method to reduce these issues by incorporating a semi-cylindrical channel through simulation. Based on simulated results, it was found that this method can minimize the leakage current. In addition, this structure makes the device less sensitive to temperature effect and more robust. Besides, radius variation can be used to reduce leakage current even smaller. It was found that the maximum drive current of this device is higher compared to reported silicon nanowire trigate MOSFET.

[1]  V. Trivedi,et al.  Suppression of corner effects in triple-gate MOSFETs , 2003, IEEE Electron Device Letters.

[2]  Tomislav Suligoj,et al.  Suppression of corner effects in wide-channel triple-gate bulk FinFETs , 2010 .

[3]  Udo Schwalke,et al.  Virtually dopant-free CMOS: Midgap Schottky-barrier nanowire field-effect-transistors for high temperature applications , 2012 .

[4]  A. Godoy,et al.  Quantum-mechanical effects in multiple-gate MOSFETs , 2007 .

[5]  Madhumita Paul,et al.  Corner effects in SOI-Tri gate FinFET structure by using 3D Process and device simulations , 2010 .

[6]  Isabelle Ferain,et al.  Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors , 2011, Nature.

[7]  K. Endo,et al.  Variability analysis of scaled poly-Si channel FinFETs and tri-gate flash memories for high density and low cost stacked 3D-memory application , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[8]  O. Faynot,et al.  Multiple gate devices: advantages and challenges , 2005 .

[9]  Doris Schmitt-Landsiedel,et al.  Advances in Multi-Gate MOSFET Circuit Design , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[10]  Tao Yu,et al.  Characterization and analysis of gate-all-around Si nanowire transistors for extreme scaling , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[11]  Jing Wang,et al.  A general approach for the performance assessment of nanoscale silicon FETs , 2004, IEEE Transactions on Electron Devices.

[12]  W. Xiong,et al.  A Novel Low-Cost Trigate Process Suitable for Embedded CMOS 1T-1C Pseudo-SRAM Application , 2009, IEEE Transactions on Electron Devices.

[13]  O. Faynot,et al.  Multigate silicon MOSFETs for 45 nm node and beyond , 2006 .

[14]  Bing-Yue Tsui,et al.  Multi-gate non-volatile memories with nanowires as charge storage material , 2010, Microelectron. Reliab..

[15]  Alexander Kloes,et al.  Analytical current equation for short channel SOI multigate FETs including 3D effects , 2010 .

[16]  Viranjay M. Srivastava,et al.  Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch , 2011, Microelectron. J..

[17]  Hiroshi Iwai,et al.  Structural advantages of rectangular-like channel cross-section on electrical characteristics of silicon nanowire field-effect transistors , 2011, Microelectron. Reliab..

[18]  F. Gamiz,et al.  A Comprehensive Study of the Corner Effects in Pi-Gate MOSFETs Including Quantum Effects , 2007, IEEE Transactions on Electron Devices.

[19]  Jean-Pierre Colinge,et al.  Device design guidelines for nano-scale MuGFETs , 2007 .

[20]  Ran Yan,et al.  Comparison of Contact Resistance Between Accumulation-Mode and Inversion-Mode Multigate FETs , 2008 .

[21]  Tsu-Jae King,et al.  Improvement of FinFET electrical characteristics by hydrogen annealing , 2004, IEEE Electron Device Letters.

[22]  Jean-Pierre Colinge,et al.  Multi-gate SOI MOSFETs , 2007 .

[23]  G. Reimbold,et al.  On the Influence of Fin Corner Rounding in 3D Nanocrystal Flash Memories , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.

[24]  K. Mathews,et al.  Trigate FET Device Characteristics Improvement Using a Hydrogen Anneal Process With a Novel Hard Mask Approach , 2007, IEEE Electron Device Letters.