The Design of Heterogeneous Multi-core Reconfigurable Mobile Terminal Architecture

This paper12 discusses the key technologies in the design of heterogeneous multi-core architecture for dynamic reconfiguration from the perspective of architecture. The design ideas are introduced from the interconnection structure of the processor, the coordination and dynamic scheduling of the soft core and hard core. Further a design scheme of heterogeneous mobile terminal architecture is presented. As a result, the flexibility and usability of mobile terminals are enhanced by the design of heterogeneous multi-core and dynamic reconfiguration.

[1]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[2]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Re-configurable Architecture , 2000 .

[3]  Carthik A. Sharma,et al.  Consensus-Based Evaluation for Fault Isolation and On-line Evolutionary Regeneration , 2005, ICES.

[4]  Ragunathan Rajkumar,et al.  Energy-Efficient Allocation of Real-Time Applications onto Single-ISA Heterogeneous Multi-Core Processors , 2016, J. Signal Process. Syst..

[5]  Tulika Mitra,et al.  Bahurupi: A polymorphic heterogeneous multi-core architecture , 2012, TACO.

[6]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[7]  Andrew Gray,et al.  Object-oriented reconfigurable processing for wireless networks , 2002, 2002 IEEE International Conference on Communications. Conference Proceedings. ICC 2002 (Cat. No.02CH37333).

[8]  Minoru Watanabe,et al.  A Double or Triple Module Redundancy Model Exploiting Dynamic Reconfigurations , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[9]  Cheng-En Wu,et al.  Processors Allocation for MPSoCs With Single ISA Heterogeneous Multi-Core Architecture , 2017, IEEE Access.

[10]  Neil W. Bergmann,et al.  Embedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-on-Chip , 2004, ERSA.

[11]  Evgenia Smirni,et al.  Heterogeneous cores for MapReduce processing: Opportunity or challenge? , 2014, 2014 IEEE Network Operations and Management Symposium (NOMS).

[12]  特里卡·米特拉,et al.  Polymorphic heterogeneous multi-core architecture , 2012 .

[13]  Chao Lu,et al.  Stable Matching Scheduler for Single-ISA Heterogeneous Multi-core Processors , 2015, APPT.

[14]  Jeffrey M. Srinivasan,et al.  Software/Hardware Reconfigurable Network Processor for Space Networks , 2001 .

[15]  RajkumarRagunathan,et al.  Energy-Efficient Allocation of Real-Time Applications onto Single-ISA Heterogeneous Multi-Core Processors , 2016 .