Ultra-High Density Monolithic 3-D FinFET SRAM With Enhanced Read Stability

FinFETs have begun replacing planar CMOS in the post-22 nm era because of their superior short-channel behavior. Though FinFETs will continue to extend Moore's law for the next few technology generations, 3-D vertical integration will enable more-than-Moore density increase by increasing the transistor count that can be accommodated in an IC package. Compared to conventional through-silicon-via (TSV)-based 3-D integration methods, monolithic 3-D integration enables higher density of transistors owing to the much smaller monolithic inter-tier vias (MIVs). In this paper, for the first time, we explore the design possibilities for FinFET-based ultra-high density monolithic 3-D SRAMs. These SRAMs can exploit the height difference between the n- and p-FinFETs placed in two different layers to improve overall SRAM stability. We investigate several 6T and 8T monolithic 3-D FinFET SRAM bitcells and evaluate their dc and transient stability/performance metrics, taking process variations into account. We propose a new 8T 3-D SRAM bitcell that shows a 39% improvement in read stability and 25% improvement in footprint area without affecting writeability, when compared with the conventional 2-D 6T SRAM bitcell.

[1]  Niraj K. Jha,et al.  Design of Efficient Content Addressable Memories in High-Performance FinFET Technology , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[3]  C. Chuang,et al.  FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics , 2011, IEEE Transactions on Electron Devices.

[4]  Volkan Kursun,et al.  Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[5]  Sung Kyu Lim,et al.  A design tradeoff study with monolithic 3D integration , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[6]  Jiajing Wang,et al.  Impact of circuit assist methods on margin and performance in 6T SRAM , 2010 .

[7]  S. Dasgupta,et al.  Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance Metric, Process Variation, Underlapped FinFET, and Temperature Effect , 2011, IEEE Circuits and Systems Magazine.

[8]  Kartik Mohanram,et al.  Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[10]  Chang-Yun Chang,et al.  Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs , 2010, IEEE Electron Device Letters.

[11]  S. Deleonibus,et al.  3D CMOS integration: Introduction of dynamic coupling and application to compact and robust 4T SRAM , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[12]  Sung Kyu Lim,et al.  Power-performance study of block-level monolithic 3D-ICs considering inter-tier performance variations , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  A RutenbarRob,et al.  Why quasi-Monte Carlo is better than monte carlo or latin hypercube sampling for statistical circuit analysis , 2010 .

[14]  Rajiv V. Joshi,et al.  3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Benton H. Calhoun,et al.  New category of ultra-thin notchless 6T SRAM cell layout topologies for sub-22nm , 2011, 2011 12th International Symposium on Quality Electronic Design.

[16]  C. Hu,et al.  Denser and More Stable SRAM Using FinFETs With Multiple Fin Heights , 2012, IEEE Transactions on Electron Devices.

[17]  Niraj K. Jha,et al.  TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[19]  Andrew B. Kahng,et al.  Scaling: More than Moore's law , 2010, IEEE Design & Test of Computers.

[20]  C. Chuang,et al.  Stability and Performance Optimization of Heterochannel Monolithic 3-D SRAM Cells Considering Interlayer Coupling , 2014, IEEE Transactions on Electron Devices.

[21]  Sung Kyu Lim,et al.  Ultra-high density 3D SRAM cell designs for monolithic 3D integration , 2012, 2012 IEEE International Interconnect Technology Conference.

[22]  Borivoje Nikolic,et al.  Large-Scale SRAM Variability Characterization in 45 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[23]  Volkan Kursun,et al.  Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation , 2008, ISQED 2008.

[24]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[25]  Thomas Ernst,et al.  3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[26]  Rob A. Rutenbar,et al.  Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Niraj K. Jha,et al.  Parasitics-Aware Design of Symmetric and Asymmetric Gate-Workfunction FinFET SRAMs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  N. Jha,et al.  FinFETs: From Devices to Architectures , 2014 .

[29]  Jiajing Wang,et al.  Standby Supply Voltage Minimization for Reliable Nanoscale SRAMs , 2010 .

[30]  O. Rozeau,et al.  Compact 6T SRAM cell with robust read/write stabilizing design in 45nm Monolithic 3D IC technology , 2009, 2009 IEEE International Conference on IC Design and Technology.

[31]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.