Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters

Reliability of systems used in space, avionic, and biomedical applications is highly critical. Such systems consist of an analog front-end to collect data, an analog-to-digital converter (ADC) to convert the collected data to digital form, and a digital unit to process it. Though a considerable amount of research has been performed to increase the reliability of digital blocks, the same cannot be claimed for mixed-signal blocks. The reliability enhancement that we employ begins with fault-sensitivity analysis followed by redesign. The data obtained from the sensitivity analysis is used to grade blocks based on their sensitivity to faults. The highly sensitive blocks can then be replaced by more reliable alternatives. The improvement gained by opting for more robust implementations might be limited due to the number of possible implementations. In these cases, alternative reliability enhancement techniques such as adding redundancy may provide further improvements. The steps involved in the reliability enhancement of ADCs are illustrated in this paper by first proposing a sensitivity analysis methodology for /spl alpha/-particle induced transients and then suggesting redesign techniques to improve the reliability of the ADC. A novel concept of node weights specific to /spl alpha/-particle transients is introduced, which improves the accuracy of the sensitivity analysis. The fault simulations show that, using techniques such as alternative robust implementations, adding redundancy, pattern detection, and transistor sizing, considerable improvements in reliability can be attained.

[1]  Resve Saleh,et al.  Simulation and analysis of transient faults in digital circuits , 1992 .

[2]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[3]  Mariagiovanna Sami,et al.  Tolerance to transient faults in microprogrammed control units , 1990 .

[4]  Glenn H. Chapman,et al.  Defect and Fault Tolerance in VLSI Systems , 2003 .

[5]  B.A. Wooley,et al.  A two-path bandpass sigma-delta modulator with extended noise shaping , 2000, IEEE Journal of Solid-State Circuits.

[6]  Israel Koren,et al.  Reliability enhancement of analog-to-digital converters (ADCs) , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  R. van de Grift,et al.  An 8-bit video ADC incorporating folding and interpolation techniques , 1987 .

[8]  L. M. Terman,et al.  A 1 mV MOS Comparator , 1977, ESSCIRC '77: 3rd European Solid State Circuits Conference.

[9]  Israel Koren,et al.  Transient fault sensitivity analysis of analog-to-digital converters (ADCs) , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[10]  M. Ball,et al.  Effects and detection of intermittent failures in digital systems , 1969, AFIPS '69 (Fall).

[11]  James F. Ziegler,et al.  Terrestrial cosmic rays , 1996, IBM J. Res. Dev..

[12]  Elizabeth M. Rudnick,et al.  A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.

[13]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[14]  Janak H. Patel,et al.  A logic-level model for /spl alpha/-particle hits in CMOS circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[15]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[16]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[17]  R. K. Treece,et al.  VLSI modeling and design for radiation environments , 1986 .

[18]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[19]  Bedabrata Pain,et al.  CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter , 1997 .

[20]  John W. Fattaruso,et al.  Fully differential ADC with rail-to-rail common-mode range and nonlinear capacitor compensation , 1990 .

[21]  Israel Koren,et al.  Incorporating fault tolerance in analog-to-digital converters (ADCs) , 2002, Proceedings International Symposium on Quality Electronic Design.

[22]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[23]  Ravishankar K. Iyer,et al.  A STATISTICAL LOAD DEPENDENCY MODEL FOR CPU ERRORS AT SLAC , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..