Nanoscale CMOS: potential nonclassical technologies versus a hypothetical bulk-silicon technology

Abstract Using our process/physics-based compact models (UFDG and UFPDB) in Spice3, we project device characteristics and CMOS performances of nonclassical UTB (FD/SOI and DG) and classical, hypothetical bulk-Si technologies optimized at the Lg = 28 nm node. For the nonclassical MOSFETs (generally with metal gates for Vt control) with the same UTB thickness (tSi), the DG devices are shown to be far superior for SCE control. Also, with regard to speed, the DG devices are generally superior to the FD/SG counterparts because of higher drive currents. However, for light loads and moderate supply voltages, a suboptimal FD/SG design (with the same tSi) for both LOP and HP CMOS applications is found to yield speeds comparable to the DG designs, even though its current drive is much lower and its SCEs are much more severe. This surprising result is explained by the much lower FD/SG intrinsic gate capacitance, CG(VGS). When the FD/SG CMOS design is optimized by aggressive scaling of the UTB thickness, its high-VDD speed diminishes (but is still comparable to that of DG CMOS) because of higher CG at intermediate gate voltages, while its low-VDD speed improves due to increased current. Compared to these nonclassical CMOS designs, the delay of the classical bulk-Si/SG CMOS is predicted to be much longer due mainly to its high CG in the weak/moderate inversion region and relatively low drive current. Finally, we show how FD/SOI CMOS speed is degraded as the BOX is thinned, thereby suggesting that such thinning is not a good design tradeoff.

[1]  Chenming Hu,et al.  Ultrathin-body SOI MOSFET for deep-sub-tenth micron era , 2000, IEEE Electron Device Letters.

[2]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[3]  S. Takagi,et al.  Device design for subthreshold slope and threshold voltage control in sub-100-nm fully depleted SOI MOSFETs , 2004, IEEE Transactions on Electron Devices.

[4]  Keunwoo Kim,et al.  Double-gate CMOS: symmetrical- versus asymmetrical-gate devices , 2001 .

[5]  Ji-Woon Yang,et al.  A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits , 2004 .

[6]  Chenming Hu,et al.  A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[7]  Jerry G. Fossum,et al.  Physical subthreshold MOSFET modeling applied to viable design of deep-submicrometer fully depleted SOI low-voltage CMOS technology , 1995 .

[8]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[9]  Hyung Kyu Lim,et al.  A charge-based large-signal model for thin-film SOI MOSFET's , 1985, IEEE Transactions on Electron Devices.

[10]  R. Schaller,et al.  Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS) , 2001, PICMET '01. Portland International Conference on Management of Engineering and Technology. Proceedings Vol.1: Book of Summaries (IEEE Cat. No.01CH37199).

[11]  J. G. Fossum,et al.  Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs , 2002 .

[12]  G. O. Workman,et al.  A process/physics-based compact model for nonclassical CMOS device and circuit design , 2004 .

[13]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[14]  T. Skotnicki,et al.  Requirements for ultra-thin-film devices and new materials on CMOS roadmap , 2003, 2003 IEEE International Conference on SOI.

[15]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[16]  Bin Liu,et al.  Physical compact modeling and analysis of velocity overshoot in extremely scaled CMOS devices and circuits , 2001 .

[17]  V. Trivedi,et al.  Scaling fully depleted SOI CMOS , 2003 .

[18]  Meng-Hsueh Chiang,et al.  Speed superiority of scaled double-gate CMOS , 2002 .