Power and Performance Optimization in Long-term Operation
暂无分享,去创建一个
[1] João Paulo Teixeira,et al. Aging-Aware Power or Frequency Tuning With Predictive Fault Detection , 2012, IEEE Design & Test of Computers.
[2] Ming Zhang,et al. Circuit Failure Prediction and Its Application to Transistor Aging , 2007, 25th IEEE VLSI Test Symposium (VTS'07).
[3] K. Shi,et al. Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum , 2006, 2006 International Symposium on VLSI Design, Automation and Test.
[4] João Paulo Teixeira,et al. Signal Integrity Enhancement in Digital Circuits , 2008, IEEE Design & Test of Computers.
[5] João Paulo Teixeira,et al. Adaptive Error-Prediction Flip-flop for performance failure prediction with aging sensors , 2011, 29th VLSI Test Symposium.
[6] J. Semião,et al. Adaptive Error-Prediction Aging Sensor for On-Line Monitoring of Performance Errors , 2011 .
[7] David Blaauw,et al. Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[8] João Paulo Teixeira,et al. The influence of clock-gating on NBTI-induced delay degradation , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).
[9] João Paulo Teixeira,et al. Predictive error detection by on-line aging monitoring , 2010, 2010 IEEE 16th International On-Line Testing Symposium.
[10] Pradip Bose,et al. Stretching the limits of clock-gating efficiency in server-class processors , 2005, 11th International Symposium on High-Performance Computer Architecture.