A low power 128-tap digital adaptive equalizer for broadband modems

This chip provides programmable fractional spacings and slicers making it suitable for 51Mb/s and 155Mb/s ATM over CAT3, as well as for the emerging 100Mb/s base-T2 fast Ethernet standard. The primary design goal is to minimize the power consumption so that the equalizer may be integrated into low-cost single-chip transceivers. Two 64-tap adaptive FIR filters are configured in parallel as in-phase and quadrature filters. Each has a span of l6T, where T is the symbol period, and is programmable to operate with T/2, T/3 or T/4 fractional spacing. On-chip programmable slicers enable slicing of up to 8x8 constellations. They use a reduced constellation for blind training and switch to the full constellation to obtain final convergence. The filters feature a zero latency cascadable systolic FIR structure that has the low power advantages of the direct form due to the reduced number of flip-flops in the output path, as well as the reduced critical path advantages of the transposed form. A programmable delay synchronizes the input data with the coefficients and the error for correct least mean squares (LMS) coefficient adaption with different fractional spacings.

[1]  A. Benveniste,et al.  Blind Equalizers , 1984, IEEE Trans. Commun..

[2]  Victor B. Lawrence,et al.  Broadband access to the home on copper , 1996 .

[3]  Gi-Hong Im,et al.  Bandwidth-Efficient Digital Transmission over Unshielded Twisted-Pair Wiring , 1995, IEEE J. Sel. Areas Commun..

[4]  P. Larsson,et al.  Transition reduction in carry-save adder trees , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[5]  G. Goto,et al.  A 54*54-b regularly structured tree multiplier , 1992 .

[6]  Jun Rim Choi,et al.  Structured design of a 288-tap FIR filter by optimized partial product tree compression , 1996, Proceedings of Custom Integrated Circuits Conference.

[7]  G. Ungerboeck,et al.  Fractional Tap-Spacing Equalizer and Consequences for Clock Recovery in Data Modems , 1976, IEEE Trans. Commun..

[8]  Chein-Wei Jen,et al.  A new hardware-efficient architecture for programmable FIR filters , 1996 .

[9]  E. M. Blumenkrantz.  The analog floating point technique , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[10]  Gi-Hong Im,et al.  51.84 Mb/s 16 CAP ATM LAN Standard , 1995, IEEE J. Sel. Areas Commun..

[11]  Y. Sato,et al.  A Method of Self-Recovering Equalization for Multilevel Amplitude-Modulation Systems , 1975, IEEE Trans. Commun..

[12]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .

[13]  L. E. Thon,et al.  A 240 MHz 8-trap programmable FIR filter for disk-drive read channels , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[14]  S. Qureshi,et al.  Adaptive equalization , 1982, Proceedings of the IEEE.

[15]  Wai Lee,et al.  Delay balanced multipliers for low power/low voltage DSP core , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[16]  R W Lucky,et al.  Principles of data communication , 1968 .

[17]  J.-J. Werner,et al.  Bandwidth-efficient digital transmission up to 155 Mb/s over unshielded twisted pair wiring , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[18]  Patrik Larsson,et al.  Low power multiplication for FIR filters , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[19]  C.J. Pan.  A low-power digital filter for decimation and interpolation using approximate processing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[20]  R. Gitlin,et al.  The tap-leakage algorithm: An algorithm for the stable operation of a digitally implemented, fractionally spaced adaptive equalizer , 1982 .

[21]  Larsson,et al.  Self-adjusting Bit-precision For Low-power Digital Filters , 1997, Symposium 1997 on VLSI Circuits.

[22]  G. Young,et al.  Broadband multimedia delivery over copper , 1995 .

[23]  W. L. Abbott,et al.  A digital chip with adaptive equalizer for PRML detection in hard-disk drives , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[24]  K. Maxwell.  Asymmetric digital subscriber line: interim technology for the next forty years , 1996 .

[25]  Anantha P. Chandrakasan,et al.  A low power chipset for portable multimedia applications , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[26]  K. Keutzer,et al.  On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[27]  Scott K. Reynolds,et al.  250 MHz digital FIR filters for PRML disk read channels , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[28]  M. Hatamian,et al.  A 100 MHz 40-tap programmable FIR filter chip , 1990, IEEE International Symposium on Circuits and Systems.

[29]  H. Kojima,et al.  Power analysis of a programmable DSP for architecture/program optimization , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[30]  Anantha P. Chandrakasan,et al.  Low-power digital filtering using approximate processing , 1996 .

[31]  D. Duttweiler.  Adaptive filter performance with nonlinearities in the correlation multiplier , 1982 .