Verification of digital control paths using Petri nets

Introduces a hardware design methodology based on Petri nets that is applied to the verification of digital control paths. The main purpose is to design control paths that are modeled and verified formally by means of Petri net techniques. A verified digital system can be implemented in self-timed or in synchronous clocked hardware modules. Finally, timing analysis can be performed by timed Petri nets.

[1]  José Manuel Colom,et al.  A Petri Net Approach for the Analysis of VHDL Descriptions , 1993, CHARME.

[2]  Ekkart Kindler,et al.  The Petri Net Markup Language , 2003, Petri Net Technology for Communication-Based Systems.

[3]  Werner Erhard,et al.  First steps towards a reconfigurable asynchronous system , 1999, Proceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246).

[4]  Luciano Lavagno,et al.  Hardware and Petri Nets: Application to Asynchronous Circuit Design , 2000, ICATPN.

[5]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[6]  David Misunas,et al.  Petri nets and speed independent design , 1973, Commun. ACM.

[7]  Suhas S. Patil,et al.  COORDINATION OF ASYNCHRONOUS EVENTS , 1970 .

[8]  Luis Gomes,et al.  Hardware Design and Petri Nets , 2000 .