Hi‐bicmos 32‐bit execution unit
暂无分享,去创建一个
Takashi Hotta | Masahiro Ueno | Hideo Maejima | Masahiro Iwamuar | Kouzaburou Kuri | Masuda Ikurou | Atuo Hotta
[1] F. Walczyk,et al. A merged CMOS/bipolar VLSI process , 1983, 1983 International Electron Devices Meeting.
[2] J. Readdie,et al. A bipolar-CMOS field programmable array , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] S. C. Lee,et al. Bi-CMOS Circuits for High Performance VLSI , 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers.
[4] T. Ikeda,et al. High speed BiCMOS VLSI technology with buried twin well structure , 1985, 1985 International Electron Devices Meeting.
[5] T. Ikeda,et al. Performance and structures of scaled-down bipolar devices merged with CMOSFETs , 1984, 1984 International Electron Devices Meeting.
[6] A.R. Alvarez,et al. 2 Micron merged bipolar-CMOS technology , 1984, 1984 International Electron Devices Meeting.
[7] Lynn Conway,et al. Introduction to VLSI systems , 1978 .