Testability, debuggability, and manufacturability features of the UltraSPARC-I microprocessor

This paper describes the testability, debuggability, and manufacturability features of the UltraSPARC-I microprocessor. Due to the aggressive nature of this high performance design, these three areas needed to be addressed at the beginning of the project to ensure success. We present the goals and analysis that lead to our decisions as well as the actual features that were implemented. The features described in this paper have helped enormously in achieving the time-to-volume goals and hence the overall success of the product.

[1]  Marc Tremblay,et al.  UltraSPARC: the next generation superscalar 64-bit SPARC , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.

[2]  Jerry Katz.  A case-study in the use of scan in microSPARC testing and debug , 1994, Proceedings., International Test Conference.

[3]  Dennis Chen,et al.  Verification of the UltraSPARC microprocessor , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.

[4]  Renu Raman,et al.  MicroSPARC: a case-study of scan based debug , 1994, Proceedings., International Test Conference.

[5]  Rajiv Patel,et al.  Testability features of the SuperSPARC microprocessor , 1993, Proceedings of IEEE International Test Conference - (ITC).

[6]  Hong Hao,et al.  Clock controller design in SuperSPARC II microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[7]  Hong Hao,et al.  Structured design-for-debug-the SuperSPARC II methodology and implementation , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).