Impact of process parameter and supply voltage fluctuations on multi-threshold-voltage seven-transistor static memory cells

Conventional Static Random Access Memory (SRAM) cells suffer from an intrinsic data instability problem due to directly-accessed data storage nodes during a read operation. Noise margins of memory cells further shrink with increasing variability and decreasing supply voltage in scaled CMOS technologies. A selected set of novel seven-transistor (7T) and conventional six-transistor (6T) multi-threshold-voltage memory circuits are characterized for data stability, write margin, and idle mode leakage currents with an equal area constraint under parameter variations in this paper. The mean of the statistical read static noise margin distribution is enhanced by up to 2.4X and the mean of the statistical array leakage power consumption distribution is reduced by up to 82% with the triple-threshold-voltage 7T SRAM cells as compared to the traditional 6T SRAM cells in a UMC 80nm CMOS technology.

[1]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[2]  Volkan Kursun,et al.  Data stability enhancement techniques for nanoscale memory circuits: 7T memory design tradeoffs and options in 80nm UMC CMOS technology , 2010, 2010 International SoC Design Conference.

[3]  V. Kursun,et al.  Portfolio of FinFET memories: Innovative techniques for an emerging technology , 2008, 2008 International SoC Design Conference.

[4]  Eby G. Friedman,et al.  Multi-voltage CMOS Circuit Design , 2006 .

[5]  Volkan Kursun,et al.  Work-function engineering for reduced power and higher integration density: An alternative to sizing for stability in FinFET memory circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  Volkan Kursun,et al.  Dynamic wordline voltage swing for low leakage and stable static memory banks , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[7]  Ping Wang,et al.  Variability in sub-100nm SRAM designs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[8]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[9]  Zhiyu Liu,et al.  An independent-gate FinFET SRAM cell for high data stability and enhanced integration density , 2007, 2007 IEEE International SOC Conference.

[10]  Eby G. Friedman,et al.  Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .

[11]  Volkan Kursun,et al.  Application-specific selection of 6T SRAM cells offering superior performance and quality with a triple-threshold-voltage CMOS technology , 2011, 2011 3rd Asia Symposium on Quality Electronic Design (ASQED).

[12]  Zhiyu Liu,et al.  Independent-gate and tied-gate FinFET SRAM Circuits: Design guidelines for reduced area and enhanced stability , 2007, 2007 Internatonal Conference on Microelectronics.

[13]  Pramod Kolar,et al.  Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design , 2011, IEEE Design & Test of Computers.

[14]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[15]  Volkan Kursun,et al.  Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[16]  Volkan Kursun,et al.  Low power and robust 7T dual-Vt SRAM circuit , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[17]  Chen-Yong Cher,et al.  Temperature Variation Characterization and Thermal Management of Multicore Architectures , 2009, IEEE Micro.