Using NEXUS compliant debuggers for real time fault injection on microprocessors

As electronic devices get smaller and more complex, dependability assurance is becoming fundamental for many mission critical computer based systems. This paper presents a case study on the possibility of using the on-chip debug infrastructures present in most current microprocessors to execute real time fault injection campaigns. The proposed methodology is based on a debugger customized for fault injection and designed for maximum flexibility, and consists of injecting bit-flip type faults on memory elements without modifying or halting the target application. The debugger design is easily portable and applicable to different architectures, providing a flexible and efficient mechanism for verifying and validating fault tolerant components.

[1]  M. Violante,et al.  Coping with SEUs/SETs in microprocessors by means of low-cost solutions: a comparison study , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[2]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[3]  Johan Karlsson,et al.  Comparison of Physical and Software-Implemented Fault Injection Techniques , 2003, IEEE Trans. Computers.

[4]  Wilfrido Alejandro Moreno,et al.  A technique for automated validation of fault tolerant designs using laser fault injection (LFI) , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[5]  J. J. Serrano,et al.  Experimental validation of high-speed fault-tolerant systems using physical fault injection , 1999, Dependable Computing for Critical Applications 7.

[6]  J. Karlsson,et al.  Evaluation of the Thor Microprocessor Using Scan-chain-Based and Simulation-Based Fault-Injection , 1997 .

[7]  F. Faure,et al.  How to characterize the problem of SEU in processors & representative errors observed on flight , 2005, 11th IEEE International On-Line Testing Symposium.

[8]  Gustavo Ribeiro Alves,et al.  A Modified Debugging Infrastructure to Assist Real Time Fault Injection Campaigns , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[9]  Juan José Serrano,et al.  INERTE: integrated nexus-based real-time fault injection tool for embedded systems , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..

[10]  Pedro J. Gil,et al.  Comparison and application of different VHDL-based fault injection techniques , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[11]  Raphael R. Some,et al.  Experimental evaluation of a COTS system for space applications , 2002, Proceedings International Conference on Dependable Systems and Networks.