An ISDN echo-cancelling transceiver chip for 2B1Q coded U-interface

A 5-V CMOS chip set used for an integrated services digital network (ISDN) U-interface transceiver is described which accomplishes 2B+D channel (144-kb/s) transmission using a 2B1Q line code based on echo cancellation over existing two-wire subscriber loops. The three-chip set consists of an analog front end (AFE), an echo canceler (ECD) and a receiver (RCV). The last two are digital signal processors. The AFE has been fabricated in double-polysilicon double-metal 1.6 mu m CMOS technology. The chip size is 7.5 mm*6.5 mm. The EC and RCV have been fabricated in double-metal 1.2- mu m CMOS technology using a standard-cell design. The chip sizes are 8.2 mm*8.2 mm and 8.5 mm*8.1 mm, respectively. Total power consumption of the chip set is 580 mW with a single 5-V supply.<<ETX>>

[1]  D.P.G. Schenkel Overview of ISDN user-network interface , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[2]  J. Griffiths ISDN Network Terminating Equipment , 1982, IEEE Trans. Commun..

[3]  R. Maruta,et al.  An oversampling A-to-D converter structure for VLSI digital codec's , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[4]  Yutaka Takahashi,et al.  An Adaptive Line Equalizer LSI for ISDN Subscriber Loops , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[5]  Daniel Sallaerts,et al.  A single-chip U-interface transceiver for ISDN , 1987 .