Threshold voltage controlled 0.1-/spl mu/m MOSFET utilizing inversion layer as extreme shallow source/drain
暂无分享,去创建一个
[1] J. Warnock,et al. A High Performance 0.25/spl mu/m CMOS , 1993, Symposium 1993 on VLSI Technology.
[2] Digh Hisamoto,et al. A 0.1 mu m-gate elevated source and drain MOSFET fabricated by phase-shifted lithography , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[3] A. A. Bright,et al. A metal‐oxide‐semiconductor field‐effect transistor with a 20‐nm channel length , 1990 .
[4] R. F. Motta,et al. A new method to determine MOSFET channel length , 1980, IEEE Electron Device Letters.
[5] Shinichiro Kimura,et al. Significance of Charge Sharing in Causing Threshold Voltage Roll-Off in Highly Doped 0.1-μm Si MOSFETs and Its Suppression by Atomic Layer Doping(ALD) , 1993 .