Zero-aliasing space compaction of test responses using multiple parity signatures
暂无分享,去创建一个
[1] S. Tarnick. Bounding error masking in linear output space compression schemes , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).
[2] Sarita Thakar,et al. On the generation of test patterns for combinational circuits , 1993 .
[3] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[4] John P. Hayes,et al. Efficient test response compression for multiple-output circuits , 1994, Proceedings., International Test Conference.
[5] Sudhakar M. Reddy,et al. A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.
[6] Irith Pomeranz,et al. COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Krishnendu Chakrabarty. Test response compaction for built-in self testing , 1996 .
[8] John P. Hayes,et al. Optimal space compaction of test responses , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[9] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[10] Akihiro Yamamoto,et al. Parity-Scan Design to Reduce the Cost of Test Application , 1992, Proceedings International Test Conference 1992.