Improving NOC performance through a new data-transfer technique

In this paper, we propose a novel data transfer technique for NOC (network on chip) called L& W. In L& W, the routing information and some control information are attached to each raw data. Unlike the traditional packet transfer, the attached information is transferred on dedicated wires attached to data lines which remove complicated packet generation procedure in the NI (network interface) and reduces the length of data needed to be transferred in NOC. And more, this technique makes each raw data can route like a packet header, which make the arbiter design easier and the NOC performance better. The simulation results show that L&W can improve network throughput and shorten the data average delay in network when the network is busy.

[1]  William J. Dally,et al.  Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels , 1993, IEEE Trans. Parallel Distributed Syst..

[2]  Gerald E. Sobelman,et al.  NIUGAP: low latency network interface architecture with Gray code for networks-on-chip , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[4]  Hideharu Amano,et al.  Black-Bus: a new data-transfer technique using local address on networks-on-chips , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[5]  Hideharu Amano,et al.  L-turn routing: an adaptive routing in irregular networks , 2001, International Conference on Parallel Processing, 2001..

[6]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[7]  Bashir M. Al-Hashimi,et al.  Improving routing efficiency for network-on-chip through contention-aware input selection , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[9]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[10]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[11]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[12]  René van Leuken,et al.  Asynchronous Network-on-Chip Communication Architecture Performance Analysis , 2005 .