ESD protection by keep-on design for a 550 V fluorescent lamp control IC with integrated LDMOS power stage

A design is described where large output LDMOS transistors conduct the ESD current, utilizing the LDMOS drain-gate capacitance and the gate driver circuitry. Thus the need for separate ESD protections is eliminated. The method is demonstrated in a lamp ballast IC in a thin film SOI 650 V Smart Power technology. Circuit simulation is used to optimize the gate driver circuitry for ESD performance. The predicted behavior under ESD is verified with transmission line pulse testing.

[1]  Gaudenzio Meneghesso,et al.  ESD protection structures for BCD5 smart power technologies , 2001, Microelectron. Reliab..

[2]  Gaudenzio Meneghesso,et al.  Overstress and electrostatic discharge in CMOS and BCD integrated circuits , 2000 .

[3]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[4]  Robert Steinhoff,et al.  Using two-dimensional filament modeling to predict Ldmos and Scrldmos behavior under high current ESD conditions , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[5]  V. Parthasarathy,et al.  A double RESURF LDMOS with drain profile engineering for improved ESD robustness , 2002, IEEE Electron Device Letters.

[6]  C. Duvvury,et al.  Lateral DMOS design for ESD robustness , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[7]  Taylor R. Efland,et al.  SCR-LDMOS. A novel LDMOS device with ESD robustness , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[8]  Wolfgang Fichtner,et al.  Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .