Dual Role CDSC-Based Dual Vector Control for Effective Operation of DVR With Harmonic Mitigation

For the effective operation of a dynamic voltage restorer (DVR), a control strategy plays a significant role. This paper presents an enhanced control strategy for DVR using dual role cascaded delay signal cancellation (CDSC)-based dual vector control (DVC) under unbalanced and distorted grid conditions. Based on the numerical analysis, it is found that the CDSC prefilter is a promising solution when grid voltage is distorted by symmetric, asymmetric harmonics, and unbalanced sag. Mainly, the CDSC prefilter extracts instantaneous symmetrical components of the grid voltage required for voltage sags detection and generation of fundamental component of reference voltage for the DVR. A CDSC-based DVC algorithm with inductor current and capacitor voltage feedback is implemented in a synchronous reference frame, which tracks the fundamental DVR reference voltages. An extractor based on the modified CDSC strategy is designed to extract harmonics from load voltage during distorted grid conditions. These extracted harmonic components (nonfundamental) are added in phase opposition with fundamental component and fed to pulse width modulation block to generate reference voltages. Experimental studies are conducted on scaled down (100 V, 0.5 kVA) laboratory prototype DVR to verify the effectiveness of the proposed control algorithm under unbalanced and distorted grid conditions.

[1]  Mehmet Tumay,et al.  Improved Synchronous Reference Frame based controller method for multifunctional compensation , 2016 .

[2]  Enrique Acha,et al.  Troubleshooting a digital repetitive controller for a versatile dynamic voltage restorer , 2014 .

[3]  H. K. Al-Hadidi,et al.  A Novel Configuration for a Cascade Inverter-Based Dynamic Voltage Restorer With Reduced Energy Storage Requirements , 2008 .

[4]  Mario Rizo,et al.  A Generalized Delayed Signal Cancellation Method for Detecting Fundamental-Frequency Positive-Sequence Three-Phase Signals , 2010, IEEE Transactions on Power Delivery.

[5]  Xu Cai,et al.  Medium-voltage level dynamic voltage restorer compensation strategy by positive and negative sequence extractions in multiple reference frames , 2014 .

[6]  D.M. Vilathgamuwa,et al.  A generalized voltage compensation strategy for mitigating the impacts of voltage sags/swells , 2005, IEEE Transactions on Power Delivery.

[7]  Josep M. Guerrero,et al.  dq-Frame Cascaded Delayed Signal Cancellation- Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL , 2015, IEEE Transactions on Power Electronics.

[8]  Esmaeil Ebrahimzadeh,et al.  Improved Phasor Estimation Method for Dynamic Voltage Restorer Applications , 2015, IEEE Transactions on Power Delivery.

[9]  Frede Blaabjerg,et al.  A Robust Control Scheme for Medium-Voltage-Level DVR Implementation , 2007, IEEE Transactions on Industrial Electronics.

[10]  Barry W. Williams,et al.  Evaluation of a Multilevel Cascaded-Type Dynamic Voltage Restorer Employing Discontinuous Space Vector Modulation , 2010, IEEE Transactions on Industrial Electronics.

[11]  Yun Wei Li,et al.  Grid synchronization PLL based on cascaded delayed signal cancellation , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[12]  Ebrahim Babaei,et al.  Dynamic voltage restorer based on multilevel inverter with adjustable dc-link voltage , 2014 .

[13]  John Godsk Nielsen,et al.  Control strategies for dynamic voltage restorer compensating voltage sags with phase jump , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[14]  Remus Teodorescu,et al.  A New Single-Phase PLL Structure Based on Second Order Generalized Integrator , 2006 .

[15]  F. Blaabjerg,et al.  Operation of static series compensator under distorted utility conditions , 2005, IEEE Transactions on Power Systems.

[16]  Math Bollen,et al.  Mitigation of unbalanced voltage dips using static series compensator , 2003, IECON'03. 29th Annual Conference of the IEEE Industrial Electronics Society (IEEE Cat. No.03CH37468).

[17]  John Godsk Nielsen,et al.  Design and Control of a Dynamic Voltage Restorer , 2002 .

[18]  Vinod Khadkikar,et al.  An Enhanced Voltage Sag Compensation Scheme for Dynamic Voltage Restorer , 2015, IEEE Transactions on Industrial Electronics.

[19]  Y. Li,et al.  Analysis and Digital Implementation of Cascaded Delayed-Signal-Cancellation PLL , 2011, IEEE Transactions on Power Electronics.

[20]  J. Fernando A. da Silva,et al.  Multilevel Optimal Predictive Dynamic Voltage Restorer , 2010, IEEE Transactions on Industrial Electronics.

[21]  Lili Xie,et al.  New Decentralized Control Scheme for a Dynamic Voltage Restorer Based on the Elliptical Trajectory Compensation , 2017, IEEE Transactions on Industrial Electronics.

[22]  F. Blaabjerg,et al.  A detailed comparison of system topologies for dynamic voltage restorers , 2005, IEEE Transactions on Industry Applications.

[23]  Shaotao Dai,et al.  Control Strategy of a 0.5 MVA/1 MJ SMES Based Dynamic Voltage Restorer , 2010, IEEE Transactions on Applied Superconductivity.

[24]  Frede Blaabjerg,et al.  A dynamic voltage restorer (DVR) with selective harmonic compensation at medium voltage level , 2003, 38th IAS Annual Meeting on Conference Record of the Industry Applications Conference, 2003..

[25]  Xu Cai,et al.  A Novel SPLL and Voltage Sag Detection Based on LES Filters and Improved Instantaneous Symmetrical Components Method , 2015, IEEE Transactions on Power Electronics.