论文信息 - 3.5 Gb/s burst-mode clock phase aligner for gigabit passive optical networks

3.5 Gb/s burst-mode clock phase aligner for gigabit passive optical networks

We demonstrate a 3.5 Gb/s burst-mode receiver featuring instantaneous (0-bit) phase acquisition for any phase (plusmn2pi) between packets in GPON. Our design is based on a 2times oversampling local oscillator and a phase picking algorithm.

[1] Jonathan Roughgarden,et al. Rule of thumb , 1991, Behavioral and Brain Sciences.

[2] M. Y. Hsiao,et al. A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .

[3] Irving S. Reed,et al. A class of multiple-error-correcting codes and the decoding scheme , 1954, Trans. IRE Prof. Group Inf. Theory.

[4] R. Blahut. Theory and practice of error control codes , 1983 .

[5] Behzad Razavi. Design of intergrated circuits for optical communications , 2002 .

[6] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[7] Peter Ossieur,et al. Sensitivity penalty calculation for burst-mode receivers using avalanche photodiodes , 2003 .

[8] M. Banu,et al. Clock recovery circuits with instantaneous locking , 1992 .

[9] James L. Massey,et al. Shift-register synthesis and BCH decoding , 1969, IEEE Trans. Inf. Theory.