Passive electrical vernier for measuring mask misalignment
暂无分享,去创建一个
J. Walton | R. J. Holwill | M. Fallon | D. Ward | W. Gammie
[1] Anthony J. Walton,et al. Digital measurement of polysilicon to diffusion misalignment for a silicon gate MOS process , 1984 .
[2] D.S. Perloff. A four-point electrical measurement technique for characterizing mask superposition errors on semiconductor wafers , 1978, IEEE Journal of Solid-State Circuits.
[3] K. Harada,et al. Integrated electrical vernier to measure registration accuracy , 1986, IEEE Electron Device Letters.