A Q-enhanced LC bandpass filter using CAIRO+

In this paper, we present a systematic design procedure for Q-enhanced integrated LC filters, which does not require any simulations and is thus suitable for design automation. The design procedure has been described in the CAIRO+ analog design environment, containing the BSIM3v3 models of the MOS transistors. Precise estimations of the quality factor and the resonance frequency were made possible by adding the integrated inductance ¿-model into the design environment. Several design examples of 2.4 GHz Q-enhanced LC filters are given in a 0.13 ¿m CMOS process.

[1]  Andreia Cathelin,et al.  A 1.3V 26mW 3.2GS/s undersampled LC bandpass ΣΔ ADC for a SDR ISM-band receiver in 130nm CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  I. Bahl.  Lumped Elements for RF and Microwave Circuits , 2003 .

[3]  R. Iskander,et al.  Design space exploration for analog IPS using CAIRO+ , 2004, International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04..

[4]  Y. Tsividis,et al.  An integrated 1.5 V 6 GHz Q-enhanced LC CMOS filter with automatic quality factor tuning using conductance reference , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[5]  William B. Kuhn,et al.  Dynamic range performance of on-chip rf bandpass filters , 2003 .

[6]  Y. Tsividis,et al.  Design techniques for automatically tuned integrated gigahertz-range active LC filters , 2002 .

[7]  Kenneth W. Martin,et al.  A Q-enhanced active-RLC bandpass filter , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[8]  Yannis Tsividis,et al.  Active LC filters on silicon , 2000 .

[9]  Hannu Kattelus,et al.  IC compatible planar inductors on silicon , 1997 .

[10]  José Silva-Martínez,et al.  A 63 dB SNR, 75-mW Bandpass RF $\Sigma\Delta$ ADC at 950 MHz Using 3.8-GHz Clock in 0.25-$\mu{\hbox {m}}$ SiGe BiCMOS Technology , 2007, IEEE Journal of Solid-State Circuits.