A new and efficient approach for estimating the accurate time-domain response of single and capacitive coupled distributed RC interconnects

This paper describes a novel yet highly efficient approach for estimating the time-domain response of capacitive coupled distributed RC interconnects. By using this method, the voltage signal at any particular point in such wires can be accurately and quickly obtained with very low computational cost. The proposed model exhibits a very good agreement with HSPICE simulations with worst-case error less than 3% and can be readily implemented in CAD analysis tools. This paper also presents an efficient model to estimate the capacitive crosstalk in high-speed very large scale integration (VLSI) circuits. Experimental results show that the maximum error of our peak noise predictions is less than 2.5%. In addition, this work presents an efficient artificial neural network (ANN)-based technique for modeling the time-domain response of interconnects and crosstalk noise. While existing fast noise estimation metrics may overestimate or underestimate the coupling noise, the simulation results demonstrate the ability of this approach to successfully predict coupling noise with a very good accuracy as compared to HSPICE in modest CPU times. Thereby, the proposed models and techniques can be used to predict the signal integrity for designing high-speed and high-density VLSI circuits.

[1]  Xianlong Hong,et al.  TIGER: an efficient timing-driven global router for gate array and standard cell layout design , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[3]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[4]  Massoud Pedram,et al.  Capacitive coupling noise in high-speed VLSI circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Mani Soma,et al.  Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits , 1990 .

[6]  Sachin S. Sapatnekar,et al.  Exact and efficient crosstalk estimation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Davide Pandini,et al.  Design methodologies and architecture solutions for high-performance interconnects , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[9]  R. J. Antinone,et al.  The modeling of resistive interconnects for integrated circuits , 1983 .

[10]  Andrew T. Yang,et al.  Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Hannu Tenhunen,et al.  Analytic Modeling of Interconnects for Deep Sub-Micron Circuits , 2003, ICCAD 2003.

[12]  Malgorzata Marek-Sadowska,et al.  Crosstalk in VLSI interconnections , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[15]  Yungseon Eo,et al.  Generalized coupled interconnect transfer function and high-speed signal simulations , 1995 .

[16]  Lih-Tyng Hwang,et al.  Calculation of electrical parameters of a thin-film multichip package , 1989 .

[17]  K. L. Shepard,et al.  Global harmony: coupled noise analysis for full-chip RC interconnect networks , 1997, ICCAD 1997.

[18]  Hiroshi Kawaguchi,et al.  Delay and noise formulas for capacitively coupled distributed RC lines , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[19]  Andrew B. Kahng,et al.  On switch factor based analysis of coupled RC interconnects , 2000, Proceedings 37th Design Automation Conference.

[20]  K. Banerjee,et al.  A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation , 2004, IEEE Transactions on Electron Devices.

[21]  S. Rajashekaran,et al.  Neural Networks, Fuzzy Logic and Genetic Algorithms , 2004 .

[22]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[24]  N. Masoumi,et al.  A New and Efficient Approach for Estimating the Time-Domain Response of Capacitive Coupled Distributed RC Interconnects , 2008, 2008 12th IEEE Workshop on Signal Propagation on Interconnects.

[25]  Giovanni Ghione,et al.  Modeling of multiconductor buses and analysis of crosstalk, propagation delay and pulse distortion in high speed GaAs logic circuits , 1989 .

[26]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.

[27]  Oh-Kyong Kwon,et al.  A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design , 2000 .

[28]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[29]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[30]  Jin-Fuw Lee,et al.  Methods for calculating coupling noise in early design: a comparative analysis , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[31]  Massoud Pedram,et al.  Balanced truncation with spectral shaping for RLC interconnects , 2001, ASP-DAC '01.

[32]  T.K. Sarkar,et al.  Time-domain response of multiconductor transmission lines , 1987, Proceedings of the IEEE.

[33]  Andrew B. Kahng,et al.  Noise model for multiple segmented coupled RC interconnects , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[34]  Massoud Pedram,et al.  Model reduction of variable-geometry interconnects using variational spectrally-weighted balanced truncation , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[35]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[36]  Andrew B. Kahng,et al.  Noise and delay uncertainty studies for coupled RC interconnects , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).