Scalable Multi-FPGA Platform for Networks-On-Chip Emulation

Interconnect validation is an important early step toward global SoC (system-on-chip) validation. Fast performances evaluation and design space exploration for NoCs (networks-on-chip) are therefore becoming critical issues. A significant speedup of the global validation process for NoC-centric SoCs could be achieved by prototyping such systems on reconfigurable devices (FPGA). However, as SoC complexity increases with the technology scaling, existing general purpose prototyping platforms are far from being suited for large systems. In this paper we present a study for a scalable multi-FPGA platform, designed for NoCs emulation and debugging. This platform allows the integration of complete systems as well as a near cycle-accurate performance estimation.

[1]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[2]  Anant Agarwal,et al.  Logic emulation with virtual wires , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Sri Parameswaran,et al.  NoCGEN:a template based reuse methodology for Networks On Chip architecture , 2004, 17th International Conference on VLSI Design. Proceedings..

[4]  Luca Benini.  Application Specific NoC Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[5]  Henk Corporaal,et al.  Reconfigurable Multi-Processor Network-on-Chip on FPGA , 2006 .

[6]  Gerald E. Sobelman,et al.  FPGA-based CDMA switch for networks-on-chip , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[7]  Zhou Zucheng,et al.  A systemC-based NoC simulation framework supporting heterogeneous communicators , 2005, 2005 6th International Conference on ASIC.

[8]  Eorge,et al.  Unstructured Graph Partitioning and Sparse Matrix Ordering System Version 2 . 0 , 1995 .

[9]  Ney Laert Vilar Calazans,et al.  MAIA - a framework for networks on chip generation and verification , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[10]  Y. M. Chee,et al.  Graph partitioning using tabu search , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[11]  Giovanni De Micheli,et al.  A complete network-on-chip emulation framework , 2005, Design, Automation and Test in Europe.