A Low-Power CMOS Circuit Which Emulates Temporal Electrical Properties of Neurons

This paper describes a CMOS artificial neuron. The circuit is directly derived from the voltage-gated channel model of neural membrane, has low power dissipation, and small layout geometry. The principal motivations behind this work include a desire for high performance, more accurate neuron emulation, and the need for higher density in practical neural network implementations.

[1]  Carver A. Mead,et al.  VLSI architectures for implementation of neural networks , 1987 .

[2]  Terrence J. Sejnowski,et al.  Open questions about computation in cerebral cortex , 1986 .

[3]  S. Y. Kung,et al.  Parallel architectures for artificial neural nets , 1988, IEEE 1988 International Conference on Neural Networks.

[4]  R J MacGregor,et al.  A general-purpose electronic model for arbitrary configurations of neurons. , 1973, Journal of theoretical biology.

[5]  W. Hubbard,et al.  A programmable analog neural network chip , 1989 .

[6]  Lawrence D. Jackel,et al.  VLSI implementation of a neural network model , 1988, Computer.

[7]  J. I. Raffel.  Electronic implementation of neuromorphic systems , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[8]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[9]  E. Lewis.  Using electronic circuits to model simple neuroelectric interactions , 1968 .

[10]  Geoffrey E. Hinton,et al.  Learning internal representations by error propagation , 1986 .

[11]  R.E. Howard,et al.  A programmable analog neural network chip , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[12]  J. Mann,et al.  A self-organizing neural net chip , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.