A 900 MHz, 2.5 mA CMOS frequency synthesizer with an automatic SC tuning loop

A 900 MHz PLL frequency synthesizer implemented in 0.6 /spl mu/m CMOS technology is developed for WINS (Wireless Integrated Network Sensors) applications. It incorporates an automatic SC discrete-tuning loop to extend the frequency tuning range to 20% while the VCO gain from the CMOS varactor continuous-tuning is kept low at only 20 MHz/V, to minimize the reference spurs. This frequency synthesizer achieves a phase noise of -102 dBc/Hz at 100 kHz offset and reference spurs below -55 dBc. The synthesizer, including an on-chip VCO, dissipates only 2.5 mA from a 3 V supply.

[1]  B. Razavi,et al.  A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[2]  S. Vasudevan,et al.  Microwave characterization of low temperature cofired ceramic system , 1997, Proceedings 3rd International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces.

[3]  S. Simon Wong,et al.  Analysis and optimization of accumulation-mode varactor for RF ICs , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[4]  Christian Piguet,et al.  A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation , 1996 .

[5]  William J. Kaiser,et al.  Micropower CMOS RF components for distributed wireless sensors , 1998, 1998 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.98CH36182).

[6]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[7]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[8]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[9]  Christian Piguet,et al.  FA 8.2 A 320MHz, 1.5mW at 1.35V CMOS PLL for Microprocessor Clock Generation , 1996 .