InGaAs-InP mesa DHBTs with simultaneously high f(T) and f(max) and low C-cb/I-c ratio

We report an InP–InGaAs–InP double heterojunction bipolar transistor (DHBT), fabricated using a conventional triple mesa structure, exhibiting a 370–GHz and 459–GHz max, which is to our knowledge the highest reported for a mesa InP DHBT—as well as the highest simultaneous and max for any mesa HBT. The collector semiconductor was undercut to reduce the base–collector capacitance, producing a cb ratio of 0.28 ps/V at cb = 0 5 V. The BR CEO is 5.6 V and the devices fail thermally only at 18 mW m, allowing dc bias from = 4 8 mA m at ce = 3 9 V to = 12 5 mA m at ce = 1 5 V. The device employs a 30 nm carbon-doped InGaAs base with graded base doping, and an InGaAs–InAlAs superlattice grade in the base–collector junction that contributes to a total depleted collector thickness of 150 nm.

[1]  William Liu Handbook of III-V Heterojunction Bipolar Transistors , 1998 .

[2]  Eiichi Sano,et al.  Prospects of InP-based IC technologies for 100-GBIT/S -class lightwave communications systems , 2001 .

[3]  Mark J. W. Rodwell,et al.  SCALING OF InGaAs/InAlAsHBTs FOR HIGH SPEED MIXED-SIGNAL AND mm-WAVE ICs , 2001 .

[4]  J. Fastenau,et al.  Wideband DHBTs using a graded carbon-doped InGaAs base , 2003, IEEE Electron Device Letters.

[5]  Milton Feng,et al.  InP/InGaAs SHBTs with 75 nm collector and ft> 500 GHz , 2003 .

[6]  M. Ida,et al.  High-speed InP/InGaAs DHBTs with a thin pseudomorphic base , 2003, 25th Annual Technical Digest 2003. IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 2003..

[7]  M. Rodwell,et al.  Thermal limitations of InP HBT's in 80 and 160 Gbits/sup -1/ IC's , 2003, International Conference onIndium Phosphide and Related Materials, 2003..