Energy efficient and hign bandwidth embedded memory implementation
暂无分享,去创建一个
[1] H. Pilo,et al. An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.
[2] Jacob A. Abraham,et al. Cache Design for Low Power and High Yield , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).
[3] James Tschanz,et al. Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[4] T. Nigam,et al. SRAM Variability and Supply Voltage Scaling Challenges , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[5] C.C. Chen,et al. A highly manufacturable 28nm CMOS low power platform technology with fully functional 64Mb SRAM using dual/tripe gate oxide process , 2006, 2009 Symposium on VLSI Technology.
[6] Sachin S. Sapatnekar,et al. Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[7] Sally A. McKee,et al. Hitting the memory wall: implications of the obvious , 1995, CARN.
[8] S. Burns,et al. An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[9] Kevin Zhang,et al. A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.
[10] Jacob A. Abraham,et al. A reduced voltage swing circuit using a single supply to enable lower voltage operation for SRAM-based memory , 2012, Microelectron. J..
[11] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.
[12] Anantha Chandrakasan,et al. Challenges and Directions for Low-Voltage SRAM , 2011, IEEE Design & Test of Computers.