论文信息 - Parallelizing the Coarsening Phase of Hyper-Edge Partitioning on the GPU Platform - 字舞流文

Parallelizing the Coarsening Phase of Hyper-Edge Partitioning on the GPU Platform

Ali Jahanian | Atefeh Taheri | Behin Molaie | A. Jahanian | Atefeh Taheri | B. Molaie

[1] Charles M. Fiduccia,et al. A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[2] Shashi Shekhar,et al. Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[3] Ali Jahanian,et al. Parallelizing the FPGA global routing algorithm on multi-core systems without quality degradation , 2011, IEICE Electron. Express.

[4] Andrew B. Kahng,et al. Design and implementation of move-based heuristics for VLSI hypergraph partitioning , 2000, JEAL.